den ann, com, ar u den av ann. Any but pot graff upp upp pot gou g g

He had been some store than

FIGURE 1

112	114		11	6 .1	18 ,120) 177.
(n and User	FIQ	Supervisor /	Abort /	IRQ /	Undefined / 122
rO		л0	r0	rO	r0	rO
rı		rī .	ri	11	r1	r1
r2		12	r2	12	12	12
r3		13	r3	ß	rs	13
r4		14	r4	r4	r4	14
r5		rS	r5	r5	r5	15
r6		16	r6	16	r6	16
r7		17	77	a	17	17
r8		18_hq	r8	rß	rß	r8
r9		/19_fid	r9	r9	r9	f 9
r10		r10, fiq	r10	r10	r10	r10
r11		111_fiq	r11	rii	r11	r11
r12			r12	r12	r12	112
r13		r13_fiq	r13_svc	r13_abt	r13_irq	r13_und
r14		r14_fiq	114_svc	r14_abt	r14_irq	r14_und
r15	(PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)

The Hard was a sure cases and the sure cases and the sure cases are cases.

Figure 2





Figure 3







Figure 5



	Offset	Register	Description
	0	ISR	Interrupt Status Register
	4	IER	Interrupt Enable Register
	8	IER_set	Each bit written as one will set the corresponding bit in IER
	C	IER_clr	Each bit written as one will clr the corresponding bit in IER
	10	FIR	Force Interrupt Register
	14	FIR_set	Each bit written as one will set the corresponding bit in FIR
	18	FIR_clr	Each bit written as one will clr the corresponding bit in FIR
	1C	IMX	Interrupt Mux Register ('1/0' Routes interrupt to nFIQ/nIRQ)
	20	IMX_set	Each bit written as one will set the corresponding bit in IMX
•	24	IMX_clr	Each bit written as one will clr the corresponding bit in IMX
282	28	VIR	Read only Valid Interrupt Register for nIRQ
182	2C	FVIR	Read only Fast Valid Interrupt Register for nFIQ
- 0			

Figure 7

Γ	
Bit	Description
0	USB
1	UART A
2	UART B
3	External
4	USB Fast
5	Not Defined (CIF)
6	Not Defined
7	Not Defined (Keyboard)
8	EIDE 1
9	EIDE 2
Α	Not Defined
В	Not Defined
С	Not Defined
D	Timer 2
E	Timer 1
F	Not Defined
10	USB Reset
11	AC
12	Timer 1
13	Timer 2
31:14	Not Defined

Figure 8

The state of the s

	TR031 TR030 TR029 TR028 TR027 TR025 TR025 TR023 TR022	TRO31 TRO30 TRO29 TRO28 TRO27 TRO26 TRO25 TRO24 TRO23 TRO22	## ## ## ## ## ## ## ## ## ## ## ## ##	74004 11000 11000 11000 11000 11000 11000 11000 11000 11000	FIGURE FLOOR FLOOR FOR STATE S		FIR31 FIR30 FIR29 FIR28 FIR37 FIR26 FIR25 FIR24 FIR23 FIR22				TER26 TER27 TER26 TER27 TER26 TER26 TER26 TER26 TER29 TER29	The state of the s				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-18					The state of the case of the second of the s	
	00000000	00000000	000000	00000000	00000000	00000000	0000000	0000000	00000000	00000000	*******	00000000	00000000	0000000	000000	00000000	00000000	00000000		00000000	00000000	00000000	
	(Valla laterning Status for CPI I (primary)	Valid	Valid Inte	FIQ Valid Interrupt Status for CPU (primary)	FIO Valid Interrupt Status for COP (secondary)		Latched	Forced Interrupt Status Register (SW)	Force Interrupt Register Set	Exercitation Dedictor Clear	2010	Enabled Interrupt Source for CPU	Cost Intermet Course for CP!		Clear Inte	CPU's Interrupt Enable Priority Class (FIQ/IRQ)	Enabled Internut Source for COP		j	Clear Interrupt Source for COP	COP's Internot Enable Priority Class (FIQ/IRQ)		UMA Interrupt Source Status
_	1	- 1	RO 32b	32b	325	┸	RO 32D	RO 32b	32b	ļ	1 32D	RO% 32b	100	4	r 32b	W 32b	12h		32b	1 32b	42k		0 32b L
-	-12	CF00:1000 KC	CF00:1004 RC	CF00:1008 RO			CF00:1010 RC	CF00:1014 RG	1010 apt		CF00:101C C1r	OE00:1020 Rt	L	CF00:1024 Set	CF00:1028 Clr	CP00:102C RW	0000	CF00:1030	CF00:1034 set	CF00:1038 clr	Ļ	CFUD: TOSC	CF00:1040 RO
	Interrupt Controller	VIRO CPU	STED COD	TO CALL	VE IX CEO	VFIQ COP	ISR (read-only)	orth (word column)	FIR (FRUIDITY)	FIR SET	ETR CLR	The same of the sa	CFU LER (ICAG-OLLY)	CPU 1ER SET	מיני ספו וופט	CEO TEN CEN	CEO TEP CENSO	COP IER (read-only)	COD TER SET	0.00	COP LEA CLA	COP_IEP_CLASS	DMA STATUS

FIGURE 9A

TROOP TIRED FIGO TIRED TIRED TIRED TIRED
1802 1802 1803
TROIT F FIGURE F FIGURE F FIRST F F FIRST F F FIRST F F FIRST F F F F F F F F F F F F F F F F
TROS
1803 F103 F103 F103 F103 F103 F103 F103 F1
FRGA TRG3 A TRG4 TRG3 E E E E E E E E E
TRO4 TRO4 ETC4 ETC4 ETC4 FIRA FIRA
TROP
TROS FYOS FYOS FIRE FIRE FIRE FIRE FIRE FIRE FIRE FIRE
TROS - TROY - TROS - TR
0) 1706 0) 1706 0) 1706 0) 170 171 1716 171 1716
1807 1806 2107 8106 8107 8106 1887 1816 1817 1816 1817 1816 1818 1816
20 20 20 20 20 20 20 20 20 20 20 20 20 2
100 TR08 100 FIGS 100 FIGS 100 FIRS 100 FI
TRQ9 FTG9 FTG9 FTG9 FTR9 FTR9 FTR9
ROIG IRQS
INGUE INGUE INGUI INGUI INGUE INGU
2011 3 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROLE 190
TRO12 TRO14 TRO
FR01 FR01 FR01 FR01 FR01 TERN TERN
REQ13 REQ12 REQ13 REQ1
FEGUR FEGUR FEGUR FEGUR FEGUR FEGUR FERU FEGUR FERU FERUS FERUS FERUS SOUNCE FOR CE N. SOUNCE FOR CE N. SOUN
ERGAGE FERMA
TRQ15 TRQ15 TRQ15 TRQ15 TRQ15 TRR15
7. 11. 11. 11. 11. 11. 11. 11. 11. 11. 1
TROIS TROI
11.7. 1.7. 1.7. 1.7. 1.7. 1.7. 1.7. 1.7
TRO18 TRO17. TRO16 TRO17. TRO16 TRO17. TRO18 TRO17.
IROUS IROUS FIGUR FIRTS FIRTS FIRTS FULTER OF TER OF TER OF TER OF TER
HEOLE INOUS TROIL INGUE INGUE INGUE INGUE INGUE INGUE INGUE INGUIN INGUE INGUE INGUIN INGUE INGUIN INGUE INGUIN INGUE INGUIN ING
IRG20 FFG20 FFG20 FFG20 FFR20 FFFR20 FFFFR20 FFFR20 FFFR20 FFFFR20 FFFFR20 FFFFR20 FFFFR20 FFFFR20 FFFFR20 FFFFR20 FFFFFR20 FFFFR20 FFFFFFR20 FFFFFR20 FFFFFFFFFF
IROZA IROZO IROZA IROZO FICAL FICAL FICAL FICAC FICAL FICAC FICAL FICAC
18024 IR 18024 IR 19031 E 19031 E 1822 I 1822 I 1932 E 1932 I 1831 I 1831 I 1831 I 1831 I
[8][7][7][7][7][7][7][4][3][8][8][7][4]

Figur 9B

[9A][9B]